EE 4540L
Very Large Scale Integrated Circuit Design Laboratory
Wright State University-Main Campus · UGRD · Fall 2026
1 section
Catalog description
Work-station-based experience designing asic devices for evaluation and testing. Prerequisite(s): (Undergraduate level EE 2000 Minimum Grade of D and Undergraduate level EE 2000L Minimum Grade of D) or Undergraduate level CEG 3320 Minimum Grade of D Corequisite(s): EE4540
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #wright_main_campus-EE4540LFall 2026UGRD1 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?