EE 2000
Digital Design with HDL
Wright State University-Main Campus · UGRD · Fall 2026
1 section
Catalog description
Introduction to combinational and synchronous sequential digital system design and optimization. Use of structural hardware description language (HDL) with CAD tools for design and simulation in a field programmable gate array (FPGA) based laboratory environment. Design and testing of simple combinational and synchronous sequential circuits. Corequisite(s): EE2000L Course Level: Undergraduate Schedule Type(s): Lecture Grade Mode: Standard An additional fee is associated with this course.
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #wright_main_campus-EE2000Fall 2026UGRD3 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?