CEG 7040
VLSI Testing and Design for Testability
Wright State University-Main Campus · UGRD · Fall 2026
1 section
Catalog description
Design for testability of VLSI circuits. Topics include importance of testing, conventional test methods, built-in test, CAD tools for evaluating testability, test pattern generators and compressors, and test for mixed-signal systems and systems-on-a-chip (SOC). Corequisite(s): CEG7040L
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #wright_main_campus-CEG7040Fall 2026UGRD3 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?