CEG 7020

Low Power VLSI System Design

Wright State University-Main Campus · UGRD · Fall 2026

1 section
Add to a schedule

Catalog description

CMOS VLSI subsystems and low-power subsystems design. Includes data path operators for FIR and IIR filter design: counters, high-speed adders, multipliers, and memory elements.

Sections

Current meeting, instructor, credit, and enrollment details

Updated 2 hours ago

001

Availability not recently verified
Class #wright_main_campus-CEG7020Fall 2026UGRD3 credits
Days & times
No scheduled meeting time
Meeting dates
Location
Instructor
Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?