CEG 4322
Very Large Scale Integrated Circuit Design
Wright State University-Main Campus · UGRD · Fall 2026
1 section
Catalog description
Introduction to VLSI system and subsystem design. Topics include CMOS devices and circuit design techniques, basic building blocks for CMOS design, fabrication processing and design rules, chip planning and layout, basic system subcomponents (adders, subtractors, ALUs, and others), system timing and power dissipation, simulation for VLSI design, and signal processing with VLSI. Prerequisite(s): (Undergraduate level EE 2000 Minimum Grade of D and Undergraduate level EE 2000L Minimum Grade of D) or Undergraduate level CEG 3320 Minimum Grade of D Corequisite(s): CEG4322L
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #wright_main_campus-CEG4322Fall 2026UGRD3 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?