ECE 351
CMOS VLIS Laboratory
Trine University · UGRD · Fall 2026
1 section
Catalog description
The lab provides an extensive opportunity to implement complementary metal oxide semiconductor (CMOS) very large-scale integration (VLSI) design concepts. Students will: Use CMOS techniques to design and predict the performance of NOT/NAND/AND/NOR/OR logic gates; design area and delay-constrained 8-bit equality comparator, adder, and multiplexer circuits; design transistors to drive large loads; design an 8-bit low power ALU circuit with PAD frames. Corequisite: ECE 353
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #trine_regional_non_traditional_c-0497Fall 2026UGRD1 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?