ECE 5352
Computer Architecture I
University of Texas at El Paso · UGRD · Fall 2026
1 section
Catalog description
Computer Architecture I (3-0) Processor Design, microprogramming, memory architecture including memory hierarchy, cache and virtual memory, and pipelines. An introduction to multiprocessor configurations.
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #texas_el_paso-1736Fall 2026UGRD
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?