CSE 5372

RISC PROCESSOR DESIGN.

University of Texas at Arlington · UGRD · Fall 2026

1 section

Catalog description

Design of a RISC processor, based on RISC V and custom instruction set architectures with implementation on an FPGA target for test and verification. Prerequisite: CSE 3442 , CSE 5400 , or consent of instructor.

Sections

Current meeting, instructor, credit, and enrollment details

Updated 3 hours ago

001

Availability not recently verified

Class #texas_arlington-1729Fall 2026UGRD3 credits

Days & times: No scheduled meeting time
Meeting dates: —
Location: —
Instructor: Staff

Class numbers and section codes come from the registrar.

Spot missing or incorrect course data?