ELE 761

VLSI Timing Analysis

Syracuse University · UGRD · Fall 2026

1 section
Add to a schedule

Catalog description

Delay modeling and timing analysis of interconnections and gates. Critical path analysis and delay budgeting. Buffer insertion and device sizing. Switch and circuit level simulations.

Sections

Current meeting, instructor, credit, and enrollment details

Updated 5 hours ago

001

Availability not recently verified
Class #syracuse-ELE761Fall 2026UGRD3 credits
Days & times
No scheduled meeting time
Meeting dates
Location
Instructor
Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?