ESE 382

Digital Design Using VHDL and PLDs

Stony Brook University · UGRD · Fall 2026

1 section
Add to a schedule

Catalog description

Digital system design using the hardware description language VHDL and system implementation using complex programmable logic devices (CPLDs) and field programmable gate arrays (FPGAs). Topics include design methodology, VHDL syntax, entities, architectures, testbenches, subprograms, packages, and libraries. Architecture and characteristics of PLDs and FPGAs are studied. Laboratory work involves writing the VHDL descriptions and testbenches for designs, compiling, and functionally stimulating the designs, fitting and timing simulation of the fitted designs, and programming the designs into a CPLD or FPGA and bench testing.

Sections

Current meeting, instructor, credit, and enrollment details

Updated 9 hours ago

001

Availability not recently verified
Class #stony_brook-ESE382Fall 2026UGRD4 credits
Days & times
No scheduled meeting time
Meeting dates
Location
Instructor
Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?