GEN 5630

Design Projects in VLSI Systems II

Stanford University · UGRD · Fall 2026

1 section
Add to a schedule

Catalog description

This hands-on course guides students through the complete workflow of designing a real analog integrated circuit in a modern CMOS process from transistor-level schematics to post-layout extracted verification. Students will learn to use industry-standard design tools to capture schematics, run pre- and post-layout simulations, implement physical layout, perform DRC/LVS, and evaluate performance across process, voltage, and temperature corners. Working in small teams, students will architect, design, and verify an original analog chip from the ground up, culminating in a final tapeout and submission for fabrication at the end of the course.

Sections

Current meeting, instructor, credit, and enrollment details

Updated 3 hours ago

001

Availability not recently verified
Class #stanford-5630Fall 2026UGRD3 credits
Days & times
No scheduled meeting time
Meeting dates
Location
Instructor
Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?