PHASE LOCKED LOOPS

Catalog description

Analyzes and designs phase-locked loop (PLL) architectures and circuits for communication systems. Emphasizes fundamental understanding, design intuition, and implementation of PLLs in modern-day CMOS processes. Topics include acquisition, tracking, noise properties of PLLs, noise in LC oscillators, phase noise measurement techniques, delay-locked loops, multiplying delay locked loops and clock and data recovery circuits.