ECE 472
COMPUTER ARCHITECTURE
Oregon State University-Cascades Campus · UGRD · Fall 2026
1 section
Catalog description
Computer architecture using processors, memories, and I/O devices as building blocks. Issues involved in the design of instruction set architecture, processor, pipelining and memory organization. Design philosophies and trade-offs involved in Reduced Instruction Set Computer (RISC) architectures. CROSSLISTED as CS 472 / ECE 472 .
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #oregon_cascades_campus-2630Fall 2026UGRD4 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?