ECE 204
DIGITAL LOGIC DESIGN
Oregon State University-Cascades Campus · UGRD · Fall 2026
1 section
Catalog description
Design, minimize, and simulate combinational and sequential circuits using a Hardware Description Language (HDL). Develop simulation and hardware implementations, utilizing Field Programable Gate Arrays (FPGA), for logic designs within the course.
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #oregon_cascades_campus-2579Fall 2026UGRD4 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?