ENGR 3110

VHDL Design

Clayton State University · UGRD · Fall 2026

1 section
Add to a schedule

Catalog description

This course is an introduction to VHDL for the design of digital circuits. VHDL design with FPGAs will be explored in this course with the code structure and composition of the language. Topics include language syntax, datatypes, operators and attributes, concurrent code, sequential code, packages and subprograms. Several design examples using VHDL will be studied in this course. This course will also cover the test bench simulations to verify correctness of circuit design.

Sections

Current meeting, instructor, credit, and enrollment details

Updated 6 hours ago

001

Availability not recently verified
Class #clayton-0578Fall 2026UGRD4 credits
Days & times
No scheduled meeting time
Meeting dates
Location
Instructor
Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?