EEE 273
Hierarchical Digital Design Methodology.
California State University, Sacramento · UGRD · Fall 2026
1 section
Catalog description
Hierarchical digital design course that includes: State machine design, Programmable Logic Devices, digital simulation techniques, digital interface, design with ASIC (Application Specific Integrated Circuits), programmable Gate Arrays, and designing with Gas high speed logic devices. Problems with EMI, RFI and EMC will be presented along with design guidelines. Lecture three hours.
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #california_state_sacramento-2238Fall 2026UGRD3 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?