EEE 239

Advanced VLSI Design-For-Test II.

California State University, Sacramento · UGRD · Fall 2026

1 section
Add to a schedule

Catalog description

Advanced topics in VLSI testing and Design-For-Test applications. Memory-specific test methodology and special features of memory designs employed in high volume manufacturing for improved testability, yield, and reliability. VLSI failure modes, their detection and prevention. Application of trim, redundancy, wear-leveling, and error correction.

Sections

Current meeting, instructor, credit, and enrollment details

Updated 7 hours ago

001

Availability not recently verified
Class #california_state_sacramento-2211Fall 2026UGRD3 credits
Days & times
No scheduled meeting time
Meeting dates
Location
Instructor
Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?