EEE 234
Digital Integrated Circuit Design.
California State University, Sacramento · UGRD · Fall 2026
1 section
Catalog description
The background and techniques needed to design and layout digital circuits at the transistor level for mixed-signal integrated circuits are covered. Topics include the design, layout and characterization of digital logic gates at the transistor level, typical CMOS process flows, device models and physics, and chip level considerations.
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #california_state_sacramento-2207Fall 2026UGRD3 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?