CPE 153

Vlsi Design.

California State University, Sacramento · UGRD · Fall 2026

1 section
Add to a schedule

Catalog description

Review basic CMOS VLSI technology, circuit characterization and performance estimation, and provides detailed information on synthesis, placing and routing, clocking strategies, quality and reliability, and I/O structures. Design examples, design techniques, and testing techniques will be presented via current EDA design tools. Students assigned one project from concept design through validation.

Sections

Current meeting, instructor, credit, and enrollment details

Updated 4 hours ago

001

Availability not recently verified
Class #california_state_sacramento-1296Fall 2026UGRD3 credits
Days & times
No scheduled meeting time
Meeting dates
Location
Instructor
Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?