ECE 3220
Digital Design with VHDL ((4))
California State University, Bakersfield · UGRD · Fall 2026
1 section
Catalog description
Introduces logic system design using a hardware description language (VHDL). Covers the VHDL language in depth and explains how to use it to describe complex combinational and sequential logic circuits. Include a weekly lab where students will get hands-on experience implementing digital systems on Field Programmable Gate Arrays. Each week lecture meets for 150 minutes and lab meets for 150 minutes. There is a $10 course material fee.
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #california_state_bakersfield-0772Fall 2026UGRD
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?