ECE 125
High Speed Digital Integrated Circuit Design
University of California Santa Barbara · UGRD · Fall 2026
1 section
Catalog description
Advanced digital VLSI design: CMOS scaling, nanoscale issues including variability, thermal management, interconnects, reliability; non-clocked, clocked and self-timed logic gates; clocked storage elements; high-speed components, PLLs and DLLs; clock and power distribution; memory systems; signaling and I/O design; low-power design.
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #california_santa_barbara-2479Fall 2026UGRD
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?