ECE 122B
VLSI Architecture and Design
University of California Santa Barbara · UGRD · Fall 2026
1 section
Catalog description
Practical issues in VLSI circuit design, pad/pin limitations, clocking and interfacing standards, electrical packaging for high-speed and high-performance design. On-chip noise and crosstalk, clock and power distribution, architectural and circuit design constraints, interconnection limits and transmission line effects.
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #california_santa_barbara-2477Fall 2026UGRD
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?