PHYS 301

Digital Systems Design with HDL

California State University San Marcos · UGRD · Fall 2026

1 section
Add to a schedule

Catalog description

Covers advanced topics in digital systems design. Utilizes register-transfer level tools for logic synthesis, simulation, and the implementation of digital circuits in field-programmable gate arrays (FPGAs). Includes the basic building blocks of FPGA programming, architecture, best design practices, error-free design, and optimizations of finite state machines and logic circuit performance. Incorporates top-down design using a hardware description language (such as VHDL), test bench development, and implementation of advanced digital design systems in the laboratory component. Three hours of lecture. Three hours of laboratory. Cross-listed: PHYS 301, CE 301 , and EE 301 are cross-listed. Students may receive credit for only one of these courses. Prerequisite(s): ( EE 120 and CS 111 ) or (EE 100 and CS 111 ) or ( CS 231 and either PHYS 202 or PHYS 206 ), with a minimum grade of C (2.0).

Sections

Current meeting, instructor, credit, and enrollment details

Updated 7 hours ago

001

Availability not recently verified
Class #california_san_marcos-2482Fall 2026UGRD4 credits
Days & times
No scheduled meeting time
Meeting dates
Location
Instructor
Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?