ECE 4305L
Advanced Digital Design Using Verilog HDL Laboratory
California State Polytechnic University-Pomona · UGRD · Fall 2026
1 section
Sections
Current meeting, instructor, credit, and enrollment details
01
Availability not recently verifiedClass #74188Fall 2026UGRD1 credits
- Days & times
- We · 11:30 AM – 2:20 PM
- Meeting dates
- 2026-08-20 to 2026-12-13
- Location
- 9 507
- Instructor
- Salah Eddin, Anas
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?