ECE 581

Digital Systems: Design and Synthesis

Bradley University · UGRD · Fall 2026

1 section
Add to a schedule

Catalog description

A structured guide to the modeling of the design of digital systems. Hardware description language (VHDL or Verilog) is used to simulate and synthesize designs. Reconfigurable devices such as FPGAs are used for design implementations. Assignments and projects of various engineering applications are included. Cross-listed as ECE 481.

Sections

Current meeting, instructor, credit, and enrollment details

Updated 4 hours ago

01

Availability not recently verified
Class #26FA-ECE-581-01Fall 2026UGRD3 credits
Days & times
No scheduled meeting time
Meeting dates
Location
Instructor
Staff
Details checked 4 hours ago
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?