ESC 233
Verilog I
Arizona State University Digital Immersion · UGRD · Fall 2026
1 section
Catalog description
Introduces Verilog hardware description language (HDL). Topics include combinational version sequential logic, design and test bench creation.
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #arizona_digital_immersion-4949Fall 2026UGRD4 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?