EEE 526
VLSI Architectures
Arizona State University Digital Immersion · UGRD · Fall 2026
1 section
Catalog description
High throughput and low-power VLSI architectures for signal processing. Array processor systems; data path design and optimization; memory design; high-level synthesis; low-power design at system level, algorithm level, and architecture level.
Sections
Current meeting, instructor, credit, and enrollment details
001
Availability not recently verifiedClass #arizona_digital_immersion-4703Fall 2026UGRD3 credits
- Days & times
- No scheduled meeting time
- Meeting dates
- —
- Location
- —
- Instructor
- Staff
Class numbers and section codes come from the registrar.
Spot missing or incorrect course data?